Page 9, lines 5-14:

After that, 5 nm thick SiO<sub>2</sub> is formed on the Si substrate by thermal oxidation of 800EC, and an ion implantation pattern is formed by photo lithography. There follows ion implantation of arsenic to n<sup>+</sup> regions under the acceleration voltage of 35 KeV by the dose of 2x10<sup>14</sup>cm<sup>-2</sup>, and ion implantation of BF<sub>2</sub> to p<sup>+</sup> regions under the acceleration voltage of 10 KeV by the dose of 2x10<sup>14</sup>cm<sup>-2</sup>. Subsequently, by annealing at 1000EC for 30 seconds in N<sub>2</sub> atmosphere, a shallow n<sup>+</sup> layer 113 is formed in the p-well 108 and a shallow p<sup>+</sup> layer 114 is formed in the n-well (Fig. 8G).

## **IN THE CLAIMS**:

Please cancel claims 1-7 and 9-15 without prejudice or disclaimer, amend claim 8, and insert new claims 16-18 as follows:

- 8. (Amended) The semiconductor device according to claim 16, wherein said device regions act as static RAM cells.
- 16. (New) A semiconductor device comprising:

first and second wells opposite in conductivity types and disposed adjacent to each other;

- a well isolation structure comprising a shallow trench formed on a boundary of said first and second wells;
  - a first device region provided in said first well;
- a second device region provided in said second well, said first and second device regions being disposed to oppose each other, with said well isolation structure disposed between said first and second device regions;
  - a third device region provided in said first well;
- a fourth device region provided in said second well, said third and fourth device regions being disposed not to oppose each other, with said well isolation structure disposed between said third and fourth device regions;